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Recent developments in integrated circuit technology have
suggested a new building block for parallel processing system::;:
the single chip computer. This building block makes iL economi-
cally feaSible to interconnect large numbers of computers to ferm
a muttiImcrocomputer network. Becat:.se the nodes of .men a net-
work do not share any memory, it is Cl'llclUl that a inlerr,unneclion
network capable of efficiently supporting message passing be
found. We prp.sent a model of Lime varying computation based on
task precedence graphs that corresponds closely to the beilav1rIl'
of fork/join algorithms such as divide ~nd conquer. Using thIS
mond, we investigate the behavior f)f t:!ve interconncctiol~ ndwod~s




Two evolutionary trends in integrated circuit fabrication suggest that the
single chip computer will become a new building block tor designers of parallel
processing systems:
the increasing device densities made possible by very large scale integra-
tion (VLSI) and
• the increasing discrepancy between the speed power product of signal
paths on a single chip and those between chips.
By placing the memory on the same chip as the processor, memory access time
is reduced and processing power is increased. The introduction of the Intel
6051 [INTEB1] with processor, memory, and I/O ports all on a single chip is evi-
dence of movement in this direction.
These new building blocks make it cost efIective to consider a new parallel
processing paradigm based on large networks of interconnected single chip
computers. The single VLSI chip comprising each network node would contain a
processor with a modicum of locally addressable memory, a conununication
controller capable of routing internode messages without delaying the proces-
sor. and a small number of connections to other nodes.
Among the suggested application areas for these multirnicrocomputer net-
works are partial differential equations solvers [REED63b] and divide and con-
quer algorithms [ELDE79J. The cooperating tasks of a parallel algorithm for
solving one of these problems would execute asynchronously on different nodes
and communicate via internode message passing. Because each network node
is a single VLSI chip, the number of connections to each node must be small.
This limitation. together with the absence of shared memory. makes it crucial
2to select an interconnection network capable of efficiently supporting message
passing. In this paper we discuss computation paradigms for mullimicrocom-
puter networks and techniques for assessing the performance of network inter-
connections.
Models of Computation
There are two primary views of parallel computaLion on a multirnicrocom-
puler network. In the first. all parallel tasks are known a priori and are slati-
cally mapped onto the network nodes before the computation begins. This
approach corresponds closely to the operation of partial differential equations
solvers [REED83b] and finite element problem solvers [SMIT62] in which blocks
of data points are placed in the nodes. and each node iteratively updates its
block of points after sending messages to and receiving messages from Dther
nDdes. For this type of computation, queueing theoretic models can be used tD
estimate the performance of a given multimicrocomputer netwDrk executing a
particular algorithm [REEDB3a].
In the alternate view, a parallel cDmputation is defined by a dynamically
created task precedence graph. Tasks are created and destroyed as the com-
putatiDn proceeds. and the mapping of tasks onto network nodes is done
dynamically. ThiS approach is well suited to parallel divlde and conquer algo-
rithms [ELDE?9] and mini-max game tree searches [AKLBO] where the computa-
lion stale is time dependent.
Because most queueing theoretic models assume steady stale behavior,
they are not generally applicable to study Df time dependent parallel computa-
tions. In particular. models of time dependent computation must account for
3• time varying workloads,
• distribution of data to multiple tasks, and
• dynamic mapping of tasks onto network nodes using only partial
knowledge of the global network state,
Because we know of no analytic technique capable of accurately representing
this behavior. we have pursued simulation studies.
Subsequent sections of this paper present five rnultimicrocomputer inter-
connection networks. outline a task precedence model of time dependent com-
putation. and discuss the results of a parametric simulation study of these
interconnection networks when supporting time dependent computations.
Interconnection Networks
Because of the computational expense of simulation. we limited our study
to the five interconnection networks shown in Figure 1 that earlier analysis
suggested were worthy of further investigation:
• the 2 w D spanning bus hypercube [WITT81),
• 2-D toroid [REED83a).
• cube-connected cycles [PREP81].
• 2-ary N-cube [BURT81]. and
• the complete connection.
We have included the complete connection to determine the performance
degradation attributable to incompletely connected networks. Before discuss-
ing the results of our simulation study, we must briefly digress to describe the
geometric properties of the aforementioned networks.
4Spanning Bus Hypercube
The 2-D spanning bus hypercube [WlTT81] is a square mesh of width w
with each node connected to buses spanning a row or column. whence the
name. The maximum internode distance is two, one bus in each of the two
dimensions. The interconnection easily generalizes to three or more dimen-
sLons. albeit with an increased number of connections to each node.
Toroid
The toroid has the same topology as the spanning bus hypercube, but each
bus is replaced by a bidirectional ring connecting the w nodes in each dimen-
sion. A message is routed toward its destination by selecting a dimension in
which the current node and destination node address differ and moving along
the ring spanning that dimension in the shorter of the clockwise or counter-
clockwise directions. Although the toroid also generalizes to three or more
dimensions, we consider only the two dimensional case.
Cube- connected Cydes
When adding nodes to the spanning bus hypercube or the toroid, the max-
imum internode distance is minimized by increasing the number of dimensions
rather than increasing the network width w. Unfortunately, node fanout con-
straints generally preclude this approach because the number of connections
to each node also increases as the number of dimensions increases. The cube-
connected cycles network [PREPS1] was designed to permit expansion by
increasing the number of dimensions without violating the fanout constraint.
Each of the 2D nodes of a D dimensional cube is replaced with a ring of D
nodes. Each of the D links incident on each vertex of the cube is connected to
Figure I Interconnection networks
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2·D Spanning Bus Hypercube (w = 3)







2,-D Toroid (w = 3)
o
2-ary N-cube (N = 3)
6a different node of the ring. Geometrically, this means that each of the now
D2D nodes is connected to the two neighboring ring nodes at its vertex and one
other node in the same ring position at another vertex. Because the number of
connections to each node is fixed at three. expansion by increasing the number
of network dimensions becomes straightforward.
2-ary N-cube
A 2-ary N-cube network (BURT8l] contains N2N nodes. each of which. is
connected to four other nodes. The network is a variation of the indirect
binary n cube originally proposed by Pease [PEAS??] with the first and last
rows of switching elements being identified and with interchange boxes and
links replaced by nodes and communication links.
Conceptually, the nodes are arranged on a horizontal cylinder in N rows,
each of length 2N. Thus, each node has a row and column address of the form:
(i, j) Os i < N OSj<ZN.
A node in row i is connected to a node in row (i + 1) mnd N if and only if the
radix two representations of their column numbers are identical except in the
i th digit. with the least significant digit being considered the Oth digit.
Task Precedence Graphs
As stated earlier, our model of time varying computation is the task pre-
cedence graph. A precedence graph. illustrated in Figure II, represents a com~
putation as a series of dependencies. The results of all computations providing
input to a task, its antecedents, must become available before the task is eligi-
ble for execution. 1n the figure, the evaluation of antecedent tasks B. C, and





Figure IT Precedence constraints for a simple graph
In each precedence graph. three types of tasks can be distinguished: fork
tasks, join tasks, and regular tasks. A fork task has a single antecedent task
and one or more consequent tasks; it represents the computation preparatory
to initiation of parallel subtasks to solve a problem. A join task has one or
more antecedent tasks arid a single consequent task; it represents the combi-
nation of subproblem solutions to yield a solution to an entire problem
Finally, a regular task is any task that is not a fork or join task; it represents
a simple computation. If we interpret the juxtaposltion AB of tasks to mean
"A is an antecedent of B", a task precedence graph can be formally defined by
the following grammar.
<precedence graph> <reg'Ula:r task> I
<Iork task> <precedence graph>+ <join task>
''''.'-
8As illustrated in Figure ]J] and summarized in Table 1. the characteristics
of a precedence graph are determined by several parameters. Because the
number of possible graph parameterizations is so large, we have somewhat
arbitrarily selected a set oE values, given in Table II. to be used as a reference
point in our study. By systematically varying subsets of these parameters, we
obtain different performance results. By comparing these results to those
obtained using the reference parameters. we can estimate the effect of the
variations.
Simulation Methodology
For comparative purposes, we generated twenty five task precedence
graphs using the reference parameters shown in Table JJ. All service times were
drawn from negative exponential distributions, the number of consequents of
each fork task was uniformly distributed between Bmi.n and B maz, and all graphs
were constrained to have between Maxtasks / 2 and Maxtasks tasks. Each node
was assumed to possess complete knowledge of the nelwork stale and each task
eliglble for execution was scheduled on the idle node nearest lo ils location.
We will return to this assumption when discussing distributed scheduling algo-
rithms. Finally, because each network node is by assumption a single chip, il
has a fixed communication bandwidth. To model this fact, we scaled the mean
data communication times by the number of link connections to each node.
The average parallelismP attained when evaluating a precedence graph on
a network has been taken as the measure of performance. This is
p




















minimum number of consequents of a
fork task
maximum number of consequents of a
fork task
mean data communication time to ini-
tiate a fork or regular task
mean data communication time to ini-
tiate a join task
maximum length path through the
graph
Numtasks number of tasks in the graph
SF mean fork task service time
SR mean regular task se'fvice lime
51 mean join task service time
Simulation EKperiments
Using the assumptions discussed above, we explored five different varia-
lions of precedence graph parameters and network characteristics and their
effect on network performance:
• precedence graph structure,
• the event horizon of a distributed task scheduler,
• the maximum task branching factor.
• the mean computation time/communication time ratio, and
• the number of network nodes.
Each of these variations is dlscussed below; we conclude with some general
observations.
11









Figure IV shows the graph parallelism when each of the twenty five graphs
derived from the reference graph parameters was simulated on the five net-
works with 64 nodes. The precedence graphs were sorted in increasing order of
parallelism on the campI.ete connection. Table III shows the average parallel-
ism over the set of graphs using each network.
Two features of Figure IV are of particular interest. The first is the way
networks other than the complete connection exhibit the same performance
trends from precedence graph to graph. This suggests that something inherent
to the graphs is affecting the time required for their evaluation. To determine
what this might be, we examined two precedence graphs, numbers nine and
eleven in the figure. that represented two extremes of b!'!havior. Figure V
shows the time varying parallelism when the two graphs were evaluated on a 2-
D toroid with 64 nodes. The simulation of precedence graph nine exhibits a
striking decrease in the number of parallel tasks near time 90. Because a sirni-
lar simulation on the complete connection exhibits no such decrease. we can
only conclude that this variation is caused by the collapse of a parallel sub-
graph requiring the transmission of results across several cormnunication
12
Tablem
Average graph parallelism for 64 node networks





Complete Connection 22.17 1.00
Cube-connected Cycles 15.33 0.69
2-ary 4-cube 15.4,2 0.70
2-D Spanning Bus Hypercube 18.04 0.B1
2-D Toroid 14.75 0.67
links. During the delay caused by this transmission, tasks otherwise eligible
tor execution were forced to wait for these results.
The time required to evaluate a single precedence graph can vary consid-
erably even if no other computation is being performed in the network. As dis-
cussed earlier, a task eligible for execution is scheduled on the the nearest idle
node. If more than one such node is available, a single node is selected at ran-
dam from among them Different sequences of choices can result in the place-
ment of entire subgraphs in different parts of the network, causing increased
communication delays. This is illustrated in Figure Vl for precedence graphs
nine and eleven when they were evaluated ten times on the 2-D toroid. The
efficacy of this randomized scheduling is discussed in the next section.
Figure lV also points out the performance differential between the span-
ning bus hypercube and the networks using dedicated links. Although, this
behavior may appear somewhat anomalous in light of the apparently greater
communication bearing capacity of the dedicated link networks, this is not the





generally scheduled for execution on nodes near their point of origin. In other
words, the precedence graph evaluation exhibits considerable cOInmunication
locality. For this communication pattern and the given ratio of computation
time to communication time for tasks, the utilization of the communication
links is low. Because of this. the buses of the spanning bus hypercube permit
more rapid distribution of tasks to other nodes than the dedicated links of the
other networks. For the same reason, distinct differences among the dedicated
link networks are also not apparent.
BJent Horizon oj [J; Distributed ScheduleT
Heretofore we have assumed that the task scheduler at each node always
possesses complete knowledge of the global network state. In practice, only
limited information is available, and it is often no longer completely accurate
when it is received from distant nodes.
To determine a scheduler's operation in the face of partial knowledge, we
postulated the existence of an event horizon for each network node. We
assume the scheduler at each node has no knowledge of network activity at any
nodes beyond its event horizon and that it must schedule all eligil:?le tasks on
nodes within its event horizon. Using the reference precedence graph parame-
ters, Figure VII shows the average graph parallelism as a function of the dis-
lance to the event horizon from a node. Similar results are obtained when the
ratio of computation times to communication times is between 1: 1 and 100: 1.
Based on this limited evidence, it appears that state knowledge of nodes wlthin
a small distance from each source node is sufficient to achieve reasonable
results. This is encouraging because it suggests that efficient distributed
schedulers can be constructed for multimicrocomputer networks.
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Two final observations about distributed schedulers should be made. First,
this dynamic scheduling strategy does nol use the precedence graph structure
to aid its decisions. Although optimal distributed scheduling is known to be
NP-complete. it should be possible to design heuristics that take advantage of
some graph specitl.c information. Van Tilborg and Willie [VANT81] obtained
some promising preliminary results for hierarchical distributed schedulers
that attempt to map subgraphs onto a small group of adjacent nodes. Unfor-
lunalely, the algorithm requires the subgraphs to be known in advance, and
the tasks must represent a sutficlently large amount of computation to justify
the non-trivial overhead required for scheduling. Further research is needed
to determine acceptable heuristics for scheduling dynamically created tasks of
the size expected in mini-max game tree searches [ALKBO] or distributed finite
element problem solvers [SMITB2].
Second, the acquisition of state information from nodes within an event
horizon is decidedly more ditncult for networks connected by buses than for
those using dedicated communication links. This is primarily because so many
more nodes are within a small number of bus crossings from a source node.
Communicating state information to other nodes on the same bus could con-
ceivably consume a significant portion of the available communication
bandwidth. Additional work is needed to determine the cost of acquiring state
information.
Task Branching FactoTs
The average number of fork task consequents is a measure of the rapidity
with which a computation subdivides into independent tasks. If this division ~s
done too slowly. the computation will not achieve enough parallelism to
15
effectively use all the network nodes. Conversely, if tasks subdivide too
quickly, they may be unable to diffuse through the network rapidly enough to
find idle nodes. It the average number of fork task consequents is greater than
the number of link connections to each node, some tasks will be forced to wait
for access to a communication link before being scheduled on another node.
Thus, finding an acceptable task branching factor is important.
Figure VIII shows average graph parallelism as a function of B~, the max-
imum number of fork task consequents. Although the performance of the com-
plete connection increases as B~ increases, no such gain is seen for partially
connected networks. One should be somewhat chary about draWing general
conclusions from such a paucity of data. but it appears that branching factors
much greater than the connectivity of a network are not of great value.
Ratio of Computa.tion to Communication 'Pi:rna
Finally. Figure IX shows the effect of increasing the ratio of computation
time to communication time for tasks. As expected.- the average parallelism
increases as each task represents more useful computation. Similarly, Figure X
illustrates network performance as a function of the number of nodes.
Summory
We have presented a model of time dependent parallel computation and
studied the behavior of five multimicrocomputer interconnection networks
supporting computations similar to those of the model. Among the issues con~
sidered were the relative performance of interconnection networks and the





For small, dynamically created tasks. the spanning bus hypercube appears
to have better performance than the dedicated link networks because it can
diffuse work more rapidly. This is not always true:: if message routing does not
exhibit enough locality (Le., messages must cross many links to reach their
destination). t~e smaller communication bearing capacity of the spanning bus
hypercube will be saturated, and the dedicated link networks will be preferred.
Clearly, the selection of a particular network must be made with knowledge of
communication patterns and task sizes required by an algorithm
Flnally, dynamic task scheduling using only locally available information
seems successful for the class of algorithms represented by precedence graphs,
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Graph parallelism for 64 node networks
using the reference precedence graph parameters
--- Precedence Graph Nine
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Time varying parallelism for two
precedence graphs on a 64 node loroid
Precedence Graph Nine

























Variation in parallelism due to scheduling decisions
--- Cube-connecllJd Cycl'~s
2-al'y 4-cube




































Average parallelism for 64 node net~orks





_._.-. 2-D Spanning Bus Hypercube



































Maximum Task Branching Factor Bmax
Figore VIRI
Graph par~llelism for 64 node nelworks




























Graph parallelism for 64 node networks ~ith unit




_._,-. 2-D Spanning Bus Hypercube






























Graph parallelism using the reference precedence graph
parameters on networks with varying numbers of nodes
